

# Comparison of MC9S08QE128 and MCF51QE128 Microcontrollers

by: Scott Pape and Eduardo Montanez  
Systems Engineering,  
Freescale Microcontroller Division

The MC9S08QE128 and MCF51QE128 are the first pair of 8-bit and 32-bit MCUs to be designed specifically for Freescale's controller continuum. These devices maximize reuse of peripherals, packages, pinouts, and development tools to make the conversion from an 8-bit to a 32-bit MCU (or vice versa) as seamless and effortless as possible.

This document highlights the similarities of the two devices and also points out the few differences developers need to consider to design systems that are compatible with both devices. It will also make developers aware of the additional features available when migrating up to the MCF51QE128. The features and operation will not be discussed in detail in this document. Instead, the data sheets and reference manuals for each device should be consulted for detailed descriptions.

**Table 1. Comparison of MC9S08QE128 and MCF51QE128**

MC9S08QE128	MCF51QE128
<b>Central Processor Unit (CPU) Core</b>	
<i>Up to 50-MHz CPU<sup>2</sup> from 3.6 V to 2.1 V, and 20-MHz CPU from 2.1 V to 1.8 V across temperature range of –40°C to 85°C</i>	
<i>8-bit HCS08 core</i>	<i>32-bit ColdFire® V1 core<sup>1</sup></i>
<i>8-bit data bus, 16-bit address bus</i>	<i>32-bit core data bus, 8-bit peripheral data bus, 24-bit address bus</i>
<i>64K memory map, 16K paging window for addressing memory beyond 64K<sup>2</sup>; linear address pointer for accessing data across entire memory range<sup>2</sup></i>	<i>16M memory map, entire memory map addressed directly</i>
<i>HC08 instruction set with added BGND, CALL<sup>2</sup>, and RTC<sup>2</sup> instructions</i>	<i>ColdFire Instruction Set Revision C (ISA_C), additional instructions for efficient handling of 8-bit and 16-bit data</i>
<i>Support for up to 32 interrupt/reset exceptions; exception priorities are fixed; one level of interrupt grouping; no hardware support for nesting</i>	<i>Support for up to 256 interrupt/reset exceptions (39 used on MCF51QE128); exception priorities are fixed, except two interrupts can be remapped; seven levels of interrupt grouping; hardware support for nesting</i>
<i>Resets: one vector for all reset sources; vector must point to address within pages 0–3; no illegal address reset, entire memory map is legal</i>	<i>Resets: vectors for up to 64 reset sources; vector can point to any valid address; illegal address reset is supported</i>
<i>System reset status (SRS) register sets flag for most recent reset source<sup>1</sup></i>	
<b>On-Chip Memory</b>	
<i>Peripheral register maps maintain relative addresses</i>	
<i>Up to 8K of random-access memory (RAM)</i>	
<i>Flash read/program/erase over full operating voltage and temperature</i>	
<i>Up to 128K byte of flash<sup>2</sup>, two flash arrays of 64K x 8-bits arranged in series; two flash arrays allow for “read while write” programming</i>	<i>Up to 128K byte of flash, two flash arrays of 32K x 16-bits arranged in parallel; flash “read while write” not supported</i>
<i>Security circuitry to prevent unauthorized access to RAM and flash contents; default is secured when blank</i>	<i>Security circuitry to prevent unauthorized access to RAM and flash contents; default is unsecured when blank</i>
<b>Power-Saving Modes</b>	
<i>Two very low power stop modes</i>	
<i>Low power run (LPRun) and wait (LPWait) modes allow for use of peripherals in reduced-current and reduced-speed mode<sup>1,2</sup></i>	
<i>Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents<sup>1,2</sup></i>	
<i>Very low power external oscillator that can be used in stop modes to provide accurate clock source to RTC module<sup>1,2</sup></i>	
<i>Very low power real time counter for use in run, wait, and stop modes with internal and external clock sources<sup>1</sup></i>	
<i>6 μs typical wake up time from stop3 mode<sup>1,2</sup></i>	
<i>Reduced power wait mode (enabled by WAIT instruction)</i>	<i>Reduced power wait mode (enabled by setting WAITE bit in the SOPT1 register then executing STOP instruction)<sup>1</sup></i>

**Table 1. Comparison of MC9S08QE128 and MCF51QE128**

MC9S08QE128	MCF51QE128
<b>Clock Source Options</b>	
<p>Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz</p> <p>Internal Clock Source (ICS)<sup>1</sup> — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports CPU frequencies from 2 MHz to 50 MHz<sup>2</sup></p>	
<b>System Protection</b>	
<p>Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock</p> <p>Low-voltage detection with reset or interrupt; selectable trip points</p> <p>Illegal opcode detection with reset</p>	
<p><i>No illegal address reset, all addresses in map are legal</i></p> <p><i>Flash block protection: protects in 1K increments; protects array 0 first (from 0x0FFFF–0x00000), then array 1 (from 0x1FFFF–0x10000)<sup>2</sup></i></p>	<p><i>Illegal address detection with reset</i></p> <p><i>Flash block protection: protects in 2K increments; protects array from 0x(00)00_0000 to 0x(00)01_FFFF</i></p>
<b>Development Support</b>	
<p>Single-wire background debug interface; same hardware BDM cable supports both devices<sup>1</sup></p> <p>One version of CodeWarrior™ IDE and debugger supports both devices<sup>1</sup></p> <p>CodeWarrior stationary, project wizard, initialization wizard and Processor Expert make C-code conversion between devices easy</p>	
<p><i>Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus three more breakpoints in on-chip debug module)</i></p> <p><i>On-chip in-circuit emulator (ICE) debug module containing three comparators<sup>2</sup> and nine trigger modes. Eight deep FIFO for tracing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints.</i></p>	<p><i>Integrated ColdFire DEBUG_Rev_B+ interface with single-wire BDM connection supports same electrical interface used by the S08 family debug modules.<sup>1</sup></i></p> <p><i>Classic ColdFire Debug B+ functionality mapped into the single-pin BDM interface; 64 deep FIFO for tracing processor status (PST) and debug data (DDATA)<sup>1</sup>; real time debug support, with 6 hardware breakpoints (four PC, one address, and one data) that can be configured into a 1- or 2-level trigger with a programmable response</i></p>
<b>Peripherals<sup>3</sup></b>	
<p><b>ADC</b> — 24-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V</p> <p><b>ACMPx</b> — Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; operation in stop3</p> <p><b>SC1x</b> — Two serial communications interface modules with optional 13-bit break</p> <p><b>SPIx</b> — Two serial peripheral interfaces with full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting</p>	

**Table 1. Comparison of MC9S08QE128 and MCF51QE128**

MC9S08QE128	MCF51QE128
<b>IICx</b> — Two IICs with up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing	
<b>TPMx</b> — One 6-channel (TMP3) and two 3-channel (TPM1 and TPM2) 16-bit timer modules; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;	
<b>RTC</b> — (real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar, or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components; runs in all MCU modes	

### Input/Output

70 GPIOs and 1 input-only and 1 output-only pin

16 KBI interrupt pins with selectable polarity

Hysteresis and configurable pull up device on all input pins; configurable slew rate and drive strength on all output pins.

SET/CLR registers on 16 pins (PTC and PTE)<sup>2</sup>

*No support for Rapid I/O*

*Selectable Rapid I/O supported on PTC and PTE*

### Package Options

Pin-to-pin compatible in 80-LQFP and 64-LQFP packages

*Additional 48-QFN, 44-QFP and 32-LQFP packages<sup>4</sup>*

*no additional packages*

<sup>1</sup> New feature for ColdFire MCUs

<sup>2</sup> New feature for S08 MCUs

<sup>3</sup> All peripherals new to ColdFire MCUs

<sup>4</sup> 32-LQFP package is available only on the MC9S08QE64 derivative



THIS PAGE IS INTENTIONALLY BLANK

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Document Number: QE128COMPWP  
Rev. 0  
05/2007

